Leaderboard

Goal 1

The best QEC design under 200 ions

Lowest logical error rate per round per logical qubit, any curated code.

The Goal 1 leaderboard →
Goal 2

A verified resource estimate for Shor's algorithm

Ions, time and machine, with every step compiled and checked.

Shor's algorithm for 15 →

Loading Goal 1…

FTL’s target: 60 logical qubits within 2000 ions, about 33 ions per logical qubit. The Goal 1 chart: every entry, rank by any measure →

Architecture

Devices, compiled by the reference compiler and judged by every rule. The three fastest verified designs per board; memory boards rank by logical error rate.

ring + dockslatticetorusrandom grapha loop without docks, a line, rails, or two loopsfastest verified

BB [[144,12,12]]

One syndrome-extraction round of the bivariate-bicycle [[144,12,12]] code: 144 weight-6 checks, 864 two-qubit contacts.

Open the ranking plot →

top 3 of 9 verified designs · 6 more on the task page →
fastest verified24.93 msh4_v72_360_unbuildable
R10 passed9of 9 that run it
designs119 run the round
refused · disqualified2 · 18by the compiler · by the rules, not ranked

QEC clock: 24.9 ms a round · 40 cycles/s · decoder margin 24,930× with a lookup table (fpga) · feedback 0.033% of a cycle what this means →

Community submissions

Loading the official ranking…

Repetition code, distance 9

One syndrome-extraction round of the distance-9 repetition code: 8 weight-2 Z checks.

Open the ranking plot →

top 3 of 8 verified designs · 5 more on the task page →
fastest verified2.91 msstationary_chain
R10 passed8of 8 that run it
designs88 run the round
refused · disqualified0 · 7by the compiler · by the rules, not ranked

QEC clock: 2.91 ms a round · 344 cycles/s · decoder margin 2,910× with a lookup table (fpga) · feedback 0.29% of a cycle what this means →

Community submissions

Loading the official ranking…

Five-qubit code [[5,1,3]]

One syndrome-extraction round of the [[5,1,3]] code: four weight-4 mixed-Pauli checks.

Open the ranking plot →

top 3 of 8 verified designs · 5 more on the task page →
fastest verified9.15 msstationary_chain
R10 passed8of 8 that run it
designs88 run the round
refused · disqualified0 · 7by the compiler · by the rules, not ranked

QEC clock: 9.15 ms a round · 109 cycles/s · decoder margin 9,155× with a lookup table (fpga) · feedback 0.091% of a cycle what this means →

Community submissions

Loading the official ranking…

Steane code [[7,1,3]]

One syndrome-extraction round of the Steane code: three X and three Z weight-4 checks.

Open the ranking plot →

top 3 of 8 verified designs · 5 more on the task page →
fastest verified9.79 msstationary_chain
R10 passed8of 8 that run it
designs88 run the round
refused · disqualified0 · 7by the compiler · by the rules, not ranked

QEC clock: 9.79 ms a round · 102 cycles/s · decoder margin 9,785× with a lookup table (fpga) · feedback 0.085% of a cycle what this means →

Community submissions

Loading the official ranking…

Surface code, distance 3 (17 qubits)

One syndrome-extraction round of the distance-3 rotated surface code: eight stabilizers on 9 data qubits.

Open the ranking plot →

top 3 of 8 verified designs · 5 more on the task page →
fastest verified11.66 msstationary_chain
R10 passed8of 8 that run it
designs88 run the round
refused · disqualified0 · 7by the compiler · by the rules, not ranked

QEC clock: 11.7 ms a round · 86 cycles/s · decoder margin 11,665× with a lookup table (fpga) · feedback 0.071% of a cycle what this means →

Community submissions

Loading the official ranking…

Memory boards: the logical error rate

Repetition code memory, distance 5

logical error rate per round, lower is better · qccd-noise@1 · up to 200,000 shots

Community submissions

Loading the official ranking…

Surface code memory, distance 3

logical error rate per round, lower is better · qccd-noise@1 · up to 200,000 shots

Community submissions

Loading the official ranking…

How the number is made →

The QEC clock cycle

A round is half a cycle: the decoder closes the loop. Drawn for the slowest board (BB [[144,12,12]]), tabulated for all.

24.9 ms5 µs1 µs100 ns200 ns2 µsone syndrome-extraction round (quantum)the classical path: 8.3 µs in all↳ react: the guard is back at the place, and only then may its operation start → or it stops in the memory

syndrome extraction 24.9 ms · outcomes to the decoder 5 µs · decode 1 µs · frame update 100 ns · resolve the guard 200 ns · decision to the place 2 µs

boarda roundcycles/sLookup table (FPGA)
margin
Belief propagation on an FPGA
margin
Belief propagation on a GPU
margin
reactionof a cycle
BB [[144,12,12]]24.9 ms4024,930×51,938×25×8.3 µs0.033%
Repetition code, distance 92.91 ms3442,910×6,062×2.9×8.3 µs0.29%
Five-qubit code [[5,1,3]]9.15 ms1099,155×19,073×9.2×8.3 µs0.091%
Steane code [[7,1,3]]9.79 ms1029,785×20,385×9.8×8.3 µs0.085%
Surface code, distance 3 (17 qubits)11.7 ms8611,665×24,302×12×8.3 µs0.071%
for scale: superconducting (Google's surface-code experiments (arXiv:2207.06431, 2408.13687))1 µs1,000,0001×2.1×0.001×8.3 µs830%
What margin and reaction mean

Margin is the round time divided by the decoding time: above 1× the decoder keeps up and the undecoded backlog never grows; below it, the backlog grows every round and no amount of buffering fixes it. That is why the trapped-ion rows are comfortable with a decoder that the superconducting row cannot afford — the ion transport that makes a QCCD round slow also makes its classical loop nearly free.

Reaction is the last measurement to a usable decision: 5 µs on the wire to the control system (AQT M-ACTION, arXiv:2101.11390), the decode, 100 ns to write the frame, and for a guarded operation 2.2 µs to resolve it and reach the place. It is what a non-Clifford gate waits for, and it is checked in the schedule (G10, G11) of every algorithm under Logical Algorithm.

the decoder's answer stops in the classical memory as a Pauli-frame update; no ion waits for it, so the cycle is the quantum round and the classical side only has to keep up — and, in the other mode, something waits for the answer -- a conditional operation, a branch, the S̄ correction of a T teleportation -- so the cycle also carries the reaction time, and the decision has to reach the place before its op may start

Official submissions: more boards

The other boards the official server ranks, live.

Loading the official leaderboard...

How to take part

Press Try your own design on a board: your own QCCD workspace opens on it, you test a design with the same checks, and press Submit (signed in with your qccd.academy account, which the leaderboard credits). In a terminal: qccd login, qccd submit --local --board "BB [[144,12,12]]" --wait, then qccd publish --submission <id>.

Compiler

Submit a compiler: it runs on 108 circuit–device pairs, plus 8 hidden ones, ranked by speedup over the reference.

Compiler benchmark suite@1

reference qccdc: 100 of 108 pairs valid · 12 circuits · 9 devices · one wrong program makes an entry ineligible

The suite, pair by pair, and how to submit →

The measures
metricwhat it measures
speeduphigh is bettergeometric mean over pairs both compilers compiled validly of T_jones(reference) / T_jones(yours)
coveragehigh is betterpairs compiled validly / pairs in the suite
ler_ratiolow is bettergeometric mean over memory pairs both compiled of LER(yours) / LER(reference)
wronglow is betterpairs where the program failed a rule or does not implement the circuit (any makes the entry ineligible)
compile_secondslow is bettertotal wall time of the compiler over the suite (reported, not ranked)

Official ranking

Loading the official ranking...