Steps 0
Cost 0
0 edits
Legend

Learn

Program

Hardware program

Source circuit

Device

export

Write a programme

Evaluation

Study notes · 05_h3_v36_288_ANSWERindex
55.6 ms (jones) / 47.9 ms (transport) · 46 batches, 341 hops · 72.0 ions per transport instruction · not buildable · up to 2 waveforms a cycle, 324 select bits a cycle, shims 17.1 ms at 1:100 / 2.7 ms at 1:16 · R10: Lean checker + tableau
46 batches, 341 hops, 55.6 ms, R10 passed: the proved Lean checker and the tableau. Its rotation schedule is within 10.7% of its lower bound; its batches are 52% full. It has per-site two-way switches, the deck's: each site follows the motion bank or the hold bank of the 32 broadcast channels, so it pays 1 select bit per site per transport cycle. The switchless declaration it was compiled for was dropped on 2026-10-23: R4d's hold clause refuses it, because a switchless channel cannot hold a docked ion while it moves the loop. That is 324 select bits a cycle, 64.8 Mbit/s at the 5 us rotation step; the 32 broadcast DACs are exactly the motion bank and the hold bank (58 with the shims). The shims cost time: 17.1 ms a round through the 1:100 demultiplexer (WISE, once per reconfiguration), 2.7 ms at 1:16 with 162 shim DACs. Not buildable by today's DRC: 150 of 324 sites are short of 3 control-electrode pairs (the 36 docks, the 36 rail sites they hang off, and 78 more).
or open #step=N